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DOUBLE - CHANNEL HEMT DEVICE AND 
MANUFACTURING METHOD THEREOF 
BACKGROUND 
Technical Field 
0001 ] The present disclosure relates to an HEMT device 
and to a method for manufacturing the same . 
[ 0010 ] . According to at least one embodiment of the pres 
ent disclosure , an HEMT device includes : 
[ 0011 ] a semiconductor body including a heterojunction 
structure that forms a main conductive channel of the HEMT 
device ; 
[ 0012 ] a dielectric layer on the semiconductor body ; 
[ 0013 ] a gate electrode , a drain electrode , and a source 
electrode aligned with one another in a direction , wherein 
the drain electrode extends facing a first side of the gate 
electrode , and the source electrode extends facing a second 
side , opposite to the first side in said direction , of the gate 
electrode ; and 
10014 ] an auxiliary channel layer , which extends over the 
heterojunction structure between the gate electrode and the 
drain electrode , is in electrical contact with the drain elec 
trode , is spaced apart from the gate electrode , and forms a 
conductive path additional to the main conductive channel 
for charge carriers that flow between the source electrode 
and the drain electrode . 
Description of the Related Art 
10002 ] Known to the art are high - electron - mobility tran 
sistors ( HEMTs ) with heterostructure made , in particular , of 
gallium nitride ( GaN ) and aluminum gallium nitride ( Al 
GaN ) . For example , HEMT devices are appreciated for use 
as power switches thanks to their high breakdown threshold . 
In addition , the high current density in the conductive 
channel of the HEMT enables a low ON - state resistance ( RON ) of the conductive channel . [ 0003 ] In order to favor use of HEMTs in high - power 
applications , recessed - gate HEMTs have been introduced . 
[ 0004 ] A problem with devices of this type regards the 
drastic reduction of current , due to an increase of the 
ON - state resistance ( Rory ) , during switching operations . 
The temporary increase in the RON value after high - voltage 
biasing ( 400 - 600 V ) in the OFF state is deemed to be caused 
by an excessive trapping of the charge carriers in the 
channel , in the buffer layer , or at the surface . 
[ 0005 ] In order to reduce this problem , various solutions 
have been adopted . 
[ 0006 ] The document by D . Jin et al . , “ Total current 
collapse in High - Voltage GaN MIS - HEMTs induced by 
Zener trapping ” , Microsystems Technology Laboratories , 
Massachusetts Institute of Technology , Cambridge , Mass . , 
U . S . A . , represents a method of control of defects during the 
stage of epitaxial growth of the channel and an appropriate 
design of the “ field plate ” structures . This method , however , 
does not solve the problem and requires a control of the 
growth stage , which has an impact on the costs of industrial 
production of HEMTs . 
[ 0007 ] The document by P . Moens et al . , “ On the Impact 
of Carbon - Doping on the Dynamic Ron and Off - state Leak 
age Current of 650V GaN Power Devices ” , ON Semicon 
ductor , suggests that the optimization of the doping profile 
with carbon atoms of the semiconductor body of the HEMT 
at the level of the buffer layer may provide a solution to the 
aforementioned problem . However , the presence itself of 
impurities such as carbon atoms may itself be the cause of 
further trapping of carriers and Rory degradation . 
[ 0008 ] The document by J . Würfi et al . , “ Techniques 
towards GaN power transistors with improved high voltage 
dynamic switching properties ” , 2013 , discusses the limita 
tion of dynamic switching in a GaN power device and 
proposes techniques for improving fast switching at high 
voltage by modifying the structure of the buffer layer of an 
HEMT . The aforementioned problems , however , are not 
solved . 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWINGS 
[ 0015 ] For a better understanding of the present disclo 
sure , preferred embodiments thereof are now described , 
purely by way of non - limiting example and with reference 
to the attached drawings , wherein : 
10016 ] FIG . 1 shows , in lateral sectional view , an HEMT 
device according to one embodiment of the present disclo 
sure ; 
10017 ] FIG . 2 shows , in lateral sectional view , an HEMT 
device according to a further embodiment of the present 
disclosure ; 
[ 0018 ] FIG . 3 shows , in lateral sectional view , an HEMT 
device according to a further embodiment of the present 
disclosure ; 
[ 0019 ] FIG . 4 shows , in lateral sectional view , an HEMT 
device according to a further embodiment of the present 
disclosure ; 
[ 0020 ] FIG . 5 shows , in lateral sectional view , an HEMT 
device according to a further embodiment of the present 
disclosure ; 
[ 0021 ] FIGS . 6A - 6E show , in lateral sectional views , 
successive manufacturing steps of the HEMT device of FIG . 
1 ; and 
f0022 ] FIG . 7 shows the plot of the drain current of the 
HEMT device of FIG . 1 in different conditions of drain 
voltage , compared with an HEMT device according to the 
known art . 
DETAILED DESCRIPTION 
100231 FIG . 1 shows , in a triaxial system of axes X , Y , Z 
orthogonal to one another , an HEMT device 1A of a nor 
mally - off type , including a semiconductor substrate 2 ; a 
semiconductor buffer layer 3 which extends over the sub 
strate 2 and is designed to enable a better depletion of the 
two - dimensional electron gas ( 2DEG ) in the overlying con 
ductive channel ; a channel layer 4 which extends over the 
buffer layer 3 ; a semiconductor barrier layer 6 which extends 
over the channel layer 4 ; an insulation layer 7 , of dielectric 
material such as silicon nitride ( Si N2 ) or silicon oxide 
( SiO2 ) , which extends over a front side ba of the barrier 
layer 6 ; and a gate region 8 , which extends in the semicon 
ductor body 3 between a source electrode 10 and a drain 
BRIEF SUMMARY 
[ 0009 ] At least some embodiments of the present disclo 
sure provide an HEMT device and a manufacturing method 
thereof that are alternative to the ones proposed according to 
the prior art , and that overcome the drawbacks set forth 
above . 
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electrode 12 . In one or more embodiments , the substrate 2 is 
made , for example , of silicon , silicon carbide ( SiC ) , or 
sapphire ( A1 , 0z ) . In one or more embodiments , the buffer 
layer 3 is made of aluminum gallium nitride ( AIGAN ) , 
indium gallium nitride ( InGaN ) or , in general , of AlGaN or 
InGaN alloys . In one or more embodiments , the channel 
layer 4 is made of gallium nitride ( GaN ) or intrinsic InGaN 
and has a thickness comprised between approximately 5 nm 
and 400 nm , e . g . , approximately 15 nm . In one or more 
embodiments , the barrier layer 6 is made of intrinsic alu 
minum gallium nitride ( AIGN ) or , more in general , of 
compounds based upon ternary or quaternary alloys of 
gallium nitride , such as AlxGal - xN , AlInGaN , InxGal - xN , 
AlxIn1 - XA1 , and has a thickness comprised between 
approximately 5 nm and 400 nm , e . g . , approximately 15 nm . 
10024 ] The substrate 2 , the buffer layer 3 , the channel layer 
4 , the barrier layer 6 , and the insulation layer 7 lie in 
respective planes parallel to the plane XY and are stacked on 
one another in the direction Z . 
10025 ] . The channel layer 4 and the barrier layer 6 form a 
heterostructure 13 . The substrate 2 , the buffer layer 3 , and 
the heterostructure 13 are defined , as a whole , by the term 
“ semiconductor body 15 " . 
[ 0026 ] The gate region 8 is separated and insulated later 
ally ( i . e . , along X ) from the source region 10 and drain 
region 12 by respective portions of the insulation layer 7 . 
The gate region 8 is of a recessed type ; i . e . , it extends in 
depth through the insulation layer 7 and completely through 
the barrier layer 6 , as far as the channel layer 4 . 
[ 0027 ] In other words , the gate region 8 is formed in a 
trench 9 etched through the insulation layer 7 and the barrier 
layer 6 . 
[ 0028 ] Agate dielectric layer 8a extends in the trench 9 
facing the bottom and the side walls of the trench 9 . The gate 
dielectric 8a may further extend , optionally , outside of the 
trench 9 , i . e . , on the insulation layer 7 . A gate metallization 
8b completes filling of the trench 9 and extends over the gate 
dielectric layer 8a . The gate dielectric layer 8a and the gate 
metallization 8b form the gate region 8 of the HEMT device 
1A . 
[ 0029 ] The gate region 8 has a first side 8 ' facing the drain 
region 12 and a second side 8 " facing the source region 10 . 
The first and second sides 8 ' , 8 " of the gate region 8 extend , 
at least in part , parallel to one another and to the plane XY . 
[ 0030 ] According to one aspect of the present disclosure , 
an auxiliary channel 20 extends over a front side 6a of the 
barrier layer 6 between , and electrically coupled to , the 
source region 10 and the drain region 12 . In particular , the 
auxiliary channel 20 extends between the first side 8 ' of the 
gate region 8 and the drain region 12 , and between the 
second side 8 " of the gate region 8 and the source region 10 . 
However , the portion of auxiliary channel that extends 
between the gate region 8 and the source region 10 may be 
absent . 
[ 0031 ] In even greater detail , the auxiliary channel 20 
extends between , and in contact with , a portion of the source 
region 10 and a respective portion of the gate oxide 8a that 
defines the second side 8 " of the gate region 8 , and further 
in direct contact with the drain region 12 . However , the 
auxiliary channel 20 is not in direct contact with the first side 
8 ' of the gate region 8 , but at a distance therefrom . Thus , the 
auxiliary channel 20 extends in the proximity of the first side 
8 ' without ever being in direct contact therewith . The aux - 
iliary channel 20 extends at a distance d . ( measured in the 
direction X ) from the first side 8 ' of the gate region 8 chosen 
so that the electrical field is not excessively high on the first 
side 8 ' . An electrical field is considered too high if it causes , 
or may cause , breakdown of the gate dielectric . 
[ 0032 ] The present applicant has found that values of the 
distance d , equal to , or greater than , 0 . 5 um are sufficient to 
satisfy the aforementioned conditions for the choice of d . 
[ 0033 ] According to one embodiment of the present dis 
closure , in the presence of a gate electrode or gate field plate 
30 , the auxiliary channel 20 extends laterally offset with 
respect to the metal layer that provides the field plate 30 by 
a maximum distance ( measured along X ) not greater than a 
value dy . The value of distance d , is chosen so that there do 
not arise the problems , discussed with reference to the 
known art , of depletion of the two - dimensional electron gas 
( 2DEG ) and increase of the ON - state resistance as a result 
of the trapping phenomena . The exact choice of d , may be 
made experimentally , by experimental tests on a test device . 
[ 0034 ] The present applicant has found that values of the 
distance d , equal to , or smaller than , 0 . 5 um are such as to 
overcome the drawbacks of the known art . [ 0035 ] The auxiliary channel 20 , according to one 
embodiment , is made of gallium nitride ( GaN ) with an 
N - type doping , in particular with a density of dopant species 
comprised between 1 . 1018 cm - 3 and 1 . 1019 cm3 , in particu 
lar 1 . 1018 cm - 3 . In this case , the thickness of the auxiliary 
channel 20 is comprised between 5 nm and 100 nm , in 
particular 50 nm . 
[ 0036 ] In an HEMT 1B according to an alternative 
embodiment , shown in detail in FIG . 2 , the auxiliary channel 
20 is a heterostructure including a layer of aluminum 
gallium nitride ( AIGAN ) 22 overlying a layer of gallium 
nitride ( GaN ) 24 . The AlGaN layer 22 has a thickness 
comprised between 5 nm and 50 nm , with aluminum con 
centration comprised between 15 % and 50 % ( for example , 
25 % ) ; the GaN layer 24 has a thickness comprised between 
2 nm and 50 nm , for example 8 nm . 
[ 0037 ] With reference to the barrier layer 6 , in both of the 
embodiments of FIGS . 1 and 2 , it is preferably formed by 
two intermediate AlGaN layers 6 ' , 6 " having concentrations 
of aluminum different from one another . According to an 
aspect of the present disclosure , the concentration of alumi 
num in the second intermediate layer 6 " is lower than the 
concentration of aluminum in the first intermediate layer 6 ' . 
In particular , the first intermediate layer 6 ' , which extends in 
direct contact with the channel layer , is made of AlGaN with 
a concentration of aluminum comprised between 10 % and 
40 % , for example 25 % , whereas the second intermediate 
layer 6 " , which extends directly over the first intermediate 
layer 6 ' , is made of AlGaN with a concentration of aluminum 
lower than the previous one , namely , comprised between 5 % 
and 30 % , for example 15 % , or else with a profile of 
concentration of aluminum decreasing in the direction Z 
moving away from the first intermediate layer 6 ' ( e . g . , 30 % 
of aluminum at the interface with the first intermediate layer 
6 ' and 5 % of aluminum at the front side 6a ) . The second 
intermediate layer 6 " further includes silicon doped with 
N - type dopant species . 
10038 ] . This conformation of the barrier layer 6 enables 
reduction of the barrier between the auxiliary channel 20 and 
the barrier layer 6 . 
[ 0039 ] During operation of the HEMT 1A , 1B , the charge 
carriers flow from the source region 10 to the drain region 
12 , following the conductive paths designated by P , and P2 
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in FIG . 1 . As may be noted , in the portion of active area 
comprised between the gate region 8 and the source region 
10 , the conductive paths P , and P , coincide ; instead , in the 
portion of active area comprised between the gate region 8 
and the drain region 12 , the conductive paths P , and P2 do 
not coincide . Here , part of the charge carriers flows towards 
the drain region 12 passing through the two - dimensional 
electron gas ( 2DEG ) in the channel 4 ( path P , ) , whereas part 
of the charge carriers flows towards the drain region 12 
passing through the two - dimensional electron gas ( 2DEG ) in 
the channel 4 , the barrier layer 6 , and the auxiliary channel 
20 . 
[ 0040 ] The choice , by the charge carriers , of the conduc 
tive path P , or P2 is a function of the electrical resistance 
encountered in said path by the charge carriers . 
[ 0041 ] In the case of undesired increase of the resistance 
Rory in the channel layer 4 ( as a result of the known trapping 
phenomena ) the conductive path P2 is privileged over the 
conductive path P , . In this way , during switching operating 
conditions of the HEMT 1A where , as a result of the traps 
in the channel layer 4 , the resistance Rory increases , there 
always exists an alternative path for the current , i . e . , the one 
offered by the auxiliary channel 20 . 
[ 0042 ] Operation of the HEMT device 1A is thus not 
inhibited by the traps in the channel layer 4 . 
[ 0043 ] The distance d , between the first side 8 ' of the gate 
region 8 and the auxiliary channel 20 guarantees that , at the 
operating voltages considered ( e . g . , 400 and 600 V ) , the 
electrical field at the gate region 8 is not of an excessively 
high value such as to break the gate oxide 8a . [ 0044 ] According to a further aspect of the present dis 
closure , illustrated in FIG . 3 , an HEMT 1C ( according to any 
of the embodiments of FIG . 1 or FIG . 2 ) further has a 
field - plate metal layer 30 , which extends as prolongation of 
the gate metallization 8b towards the drain region 12 until it 
overlies ( in top plan view or , equivalently , in the direction Z ) 
the auxiliary channel 20 . The auxiliary channel 20 and the 
field - plate metal layer 30 are separated from one another by 
the insulation layer 7 and , if present , the gate dielectric 8a . 
[ 0045 ] Alternatively to the HEMTS 1A , 1B , 1C with a 
field - plate metal layer 30 of a gate - connected type , there 
may be present one or more field plates of the source 
connected type , i . e . , electrically coupled to the metallization 
of the source region 10 , in HEMTS 1D , 1E as illustrated in 
FIGS . 4 and 5 , respectively ( a source - connected field plate 
is identified by the reference number 34 ) . 
[ 0046 ] With reference to the HEMT 1D of FIG . 4 , the 
field - plate metal layer 34 extends between the gate region 8 
and the drain region 12 in parallel to the auxiliary channel 
20 , until it overlaps the latter ( in top plan view or , equiva 
lently , in the direction Z ) . The auxiliary channel 20 and the 
field - plate metal layer 34 are separated from one another by 
the insulation layer 7 , by a passivation layer 32 and , if 
present , by the gate dielectric 8a . The passivation layer 32 
has the function of insulating electrically the field - plate 
metal layer 34 from the gate region 8 . 
[ 0047 ] According to the HEMT 1E shown in FIG . 5 , the 
auxiliary channel 20 extends laterally offset ( in the direction 
X ) with respect to the field - plate metal layer 34 , i . e . , not 
overlapping it in the direction Z ) . 
[ 0048 ] In this case , the maximum distance , measured in 
the direction X , between the edge that delimits the end of the 
field - plate metal layer 34 and the edge that defines the start 
of the auxiliary channel 20 is dz and has a value chosen so 
that there is not created a 2DEG region excessively depleted 
from the traps present in the buffer . 
[ 0049 ] The value of dz is , in particular , equal to , or less 
than , 0 . 5 um . 
[ 0050 ] When both the gate field plate 30 and the source 
field plate 34 are present , the auxiliary channel 20 extends 
so that it is in at least one of the two conditions mentioned 
above with reference to FIGS . 3 - 4 , i . e . , that ( i ) the auxiliary 
channel 20 at least partially overlaps one between the gate 
field plate 30 and the source field plate 34 ; and / or ( ii ) the 
auxiliary channel 20 extends offset with respect to both the 
gate field plate and the source field plate 30 , 34 and at a 
distance , measured in the direction X , not greater than d , or 
d , from at least one between the gate field plate 30 and the 
source field plate 34 . 
10051 ) Described in what follows , with reference to FIGS . 
6A - 6E , are steps for manufacturing the HEMT device 1A of 
FIG . 1 , although most of the same steps may be employed 
for manufacturing the HEMTS 1B - 1E of FIGS . 2 - 5 , with 
small modifications discussed below . 
[ 0052 ] FIG . 6A shows , in cross - sectional view , a portion 
of a wafer 50 during a step for manufacturing the HEMT 
device , according to one embodiment of the present disclo 
sure . Elements of the wafer 50 that are common to the ones 
already described with reference to FIG . 1 and shown in 
FIG . 1 , are designated by the same reference numbers and 
are not described in detail any further . 
[ 0053 ] In particular , the wafer 50 is provided , comprising : 
the substrate 2 , made , for example , of silicon ( Si ) or silicon 
carbide ( SiC ) or aluminum oxide ( A1203 ) , having a front 
side 2a and a rear side 2b opposite to one another in a 
direction Z ; the buffer layer 3 on the front side 2a of the 
substrate 2 , for example of aluminum gallium nitride ( Al 
GaN ) or of indium gallium nitride ( InGaN ) ; the channel 
layer 4 , for example of gallium nitride ( GaN ) , having its own 
underside 4a that extends adjacent to , and overlying , the 
buffer layer 3 ; and the barrier layer 6 , which extends over the 
channel layer 4 . The barrier layer 6 and the channel layer 4 
form the heterostructure 13 . 
[ 0054 ] . According to one or more embodiments of the 
present disclosure , formation of the barrier layer 6 envis 
ages : formation of a first intermediate layer 6 ' on the channel 
layer by depositing AlGaN ( e . g . , via MOCVD or MBE ) until 
a thickness is reached comprised between 5 nm and 20 nm , 
for example , 8 nm ; and formation of a second intermediate 
layer 6 " by depositing AlGaN and doped silicon with a 
doping level of 1 . 1018 cm - 3 on the first intermediate layer 6 ' , 
until a thickness comprised between 5 nm and 20 nm , for 
example 8 nm , is reached . 
[ 0055 ] During deposition of the first intermediate layer 6 ' , 
the concentration of aluminum is adjusted so that it is 
comprised between 10 % and 40 % ; during deposition of the 
second intermediate layer 6 " , the concentration of aluminum 
is adjusted so that it is comprised between 50 % and 30 % . 
[ 0056 ] Alternatively , the second intermediate layer 6 " is 
formed so that it has a profile of concentration of aluminum 
decreasing in the direction Z moving away from the first 
intermediate layer 6 ' ( e . g . , 30 % of aluminum at the interface 
with the first intermediate layer 6 ' and 5 % of aluminum at 
the front side 6a ) . 
[ 0057 ] Next , on the front side 6a of the barrier layer 6 an 
auxiliary channel layer 56 is formed , for example by depos 
iting gallium nitride , GaN , with N - type doping ( e . g . , by 
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MOCVD or MBE ) , according to the embodiment already 
described with reference to FIG . 1 . [ 0058 ] Alternatively , according to the embodiment of FIG . 
2 , the auxiliary channel layer 56 is formed by depositing a 
first layer of gallium nitride ( GaN ) , of an intrinsic type and , 
then , over it , an AlGaN layer . Deposition of both the GaN 
layer and the AlGaN layer that form the auxiliary channel 
layer 56 is carried out by deposition ( e . g . , via MOCVD or 
MBE ) , modulating selectively the desired amount of alumi 
num in both layers . 
[ 0059 ] Then ( FIG . 6B ) , a step of masked etching of the 
auxiliary channel layer 56 is carried out to remove first 
selective portions thereof at a region 57 ' where , in subse 
quent machining steps , the gate trench 9 will be formed , and 
to remove further second selective portions of the auxiliary 
channel layer 56 that extend alongside the region 57 ' for a 
length , in the direction X , equal to d , ( region 57 " identified 
in FIG . 6B ) . In particular , the removed second selective 
portions of the auxiliary channel layer 56 extend as lateral 
prolongation of the first selective regions , towards the por 
tion of wafer 50 that will house the drain region of the 
HEMT device 1A - 1E . This process step defines the distance 
d , between the drain region 8 and the auxiliary channel 20 , 
as described previously . 
[ 0060 ] Then , once again with reference to FIG . 6B , 
formed on the wafer 50 ( and thus on the auxiliary channel 
layer 56 thus structured and at the regions 57 ' , 57 " ) is a 
passivation layer 52 , of dielectric or insulating material , for 
example silicon nitride ( SiN ) or silicon oxide ( SiO2 ) . The 
passivation layer 52 has a thickness comprised between 5 
nm and 300 nm , for example 100 nm , and is formed by CVD 
or atomic - layer deposition ( ALD ) , and , at the end of the 
manufacturing steps , will form the insulation layer 7 . 
[ 0061 ] Next ( FIG . 6C ) , the passivation layer 52 is selec 
tively removed , for example by lithographic and etching 
steps , for removing selective portions thereof in the region 
57 ' of the wafer 50 where the gate region 8 of the HEMT 
device 1 is to be formed . [ 0062 ] The etching step may stop at the underlying barrier 
layer 6 ( to provide an HEMT of a normally - on type ) , or else 
it may proceed partially into the barrier layer 6 ( the latter 
embodiment is shown in FIG . 6B ) . In this second case , a 
surface portion 4 ' of the underlying channel layer 4 is 
exposed . Etching of the barrier layer 6 is carried out , for 
example , by dry etching . 
[ 0063 ] The trench 9 is thus formed , which extends 
throughout the thickness of the passivation layer 52 and for 
an underlying portion of the barrier layer 6 . 
[ 0064 ] There is then formed , for example by deposition , 
the gate - dielectric layer 8a , made , for example , of a material 
chosen from among aluminum nitride ( AIN ) , silicon nitride 
( SIN ) , aluminum oxide ( A1203 ) , and silicon oxide ( SiO2 ) . 
The gate - dielectric layer 8a has a thickness chosen between 
1 and 50 nm , for example 20 nm . [ 0065 ] Next ( FIG . 6D ) , a step of deposition of conductive 
material on the wafer 30 is carried out to form a conductive 
layer 58 on the gate dielectric layer 8a , in particular in order 
to fill the trench 9 . For example , the conductive layer 58 is 
made of metal material , such as tantalum ( Ta ) , tantalum 
nitride ( TaN ) , titanium nitride ( TIN ) , palladium ( Pa ) , tung 
sten ( W ) , tungsten silicide ( WSi , ) , titanium / aluminum ( Ti / 
Al ) , or nickel / gold ( Ni /Au ) . 
[ 0066 ] The conductive layer 58 is then selectively 
removed by lithographic and etching steps in themselves 
known for eliminating it from the wafer 50 except for the 
portion thereof that extends in the trench 9 , thus forming the 
gate metallization 8b . During the same step , using an 
appropriate mask for etching of the conductive layer 58 , it 
is further possible to define , in a per se known manner , the 
gate field plate 30 , described with reference to FIG . 3 . 
10067 ] The gate metallization 8b and the gate dielectric 8a 
form , as a whole , the recessed - gate region 8 of the HEMT 
device of FIG . 1 . 
[ 0068 ] Then ( FIG . 6E ) , one or more further steps of 
masked etching of the gate dielectric 8a , of the passivation 
layer 52 , of the auxiliary channel layer 56 , and of the barrier 
layer 6 are carried out to remove selective portions thereof 
that extend in regions of the wafer 50 where the source and 
gate regions 10 , 12 of the HEMT device 1A are to be formed . 
10069 ] Removal of the selective portions of the passiva 
tion layer 52 leads to formation of the insulation layer 7 
illustrated in FIG . 1 . Likewise , removal of selective portions 
of the auxiliary channel layer 56 leads to formation of the 
auxiliary channel 20 illustrated in FIG . 1 . 
[ 0070 ] In particular , openings are formed on opposite 
sides ( sides 8 ' and 8 " ) of the gate region 8 , and at a distance 
from the gate region 8 , until the channel layer 4 is reached . 
[ 0071 ] Next , a step of formation of ohmic contacts is 
carried out to provide the source and drain regions 10 , 12 , by 
depositing conductive material , in particular metal such as 
titanium ( Ti ) or aluminum ( Al ) , or alloys or compounds 
thereof , by sputtering or evaporation , on the wafer 50 . A next 
step of etching of the metal layer thus deposited is then 
carried out to remove said metal layer from the wafer 50 
except for the metal portions that extend within source and 
drain openings to form therein the source region 10 and the 
drain region 12 , respectively . 
[ 0072 ] . Next , a step of rapid thermal annealing ( RTA ) , for 
example at a temperature comprised between approximately 
500 and 900° C . for a time of from 20 s to 5 min , enables 
formation of electrode ohmic contacts of the source elec 
trode 10 and drain electrode 12 with the underlying channel 
layer ( having the two - dimensional gas 2DEG ) . 
[ 0073 ] The HEMT device 1A shown in FIG . 1 is thus 
formed . 
[ 0074 ] FIG . 7 represents the plot ( obtained by simulation ) 
of the drain current ( 1 ) ) ( which is indicative of the ON - state 
resistance Rory ) as a function of the drain stresses , for two 
biasing values provided by way of example ( 400 V and 600 
V ) , and in both the case where the auxiliary channel is 
present according to the present disclosure and in the case 
where the auxiliary channel is absent according to the prior 
art . In particular , with reference to FIG . 7 : 
[ 0075 ] the curve C , shows the plot of the drain voltage 
VD as a function of the drain current in pre - stress 
conditions in an HEMT device provided with the 
auxiliary channel 20 , according to the present disclo 
sure ; 
[ 0076 ] the curve C2 shows the plot of the drain voltage 
as a function of the drain current in pre - stress condi 
tions in an HEMT device according to the known art , 
without of the auxiliary channel 20 ; 
[ 0077 ] the curve Cz represents the plot of the drain 
voltage as a function of the drain current in post - stress 
conditions ( 400 V ) in an HEMT device provided with 
the auxiliary channel 20 , according to the present 
disclosure ; 
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1 . A device , comprising : 
a semiconductor body including a first layer of a first III - V 
compound semiconductor material , a second layer of a 
second III - V compound semiconductor material over 
the first layer , and a third layer of a third III - V com 
pound material over the second layer , and 
a gate structure , which contacts the first layer in a first 
direction , contacts the second layer in a second direc 
tion that is different from the first direction , and is 
separated from a first portion of the third layer in the 
second direction , a distance between a gate electrode of 
the gate structure and the first portion of the third layer 
being substantially equal to or larger than 5 um . 
2 . The device of claim 1 , wherein the first III - V compound 
semiconductor material is GaN . 
3 . The device of claim 1 , wherein the second III - V 
compound semiconductor material is one or more of a 
ternary of GaN or a quaternary alloys of GaN . 
4 . The device of claim 1 , wherein the third III - V com 
pound semiconductor material is GaN with an N - type dop 
ing . 
[ 0078 ] the curve C4 represents the plot of the drain 
voltage as a function of the drain current in post - stress 
conditions ( 400V ) in an HEMT device according to the 
known art , without the auxiliary channel 20 ; 
[ 0079 ] the curve C , represents the plot of the drain 
voltage as a function of the drain current in post - stress 
conditions ( 600 V ) in an HEMT device provided with 
the auxiliary channel 20 , according to the present 
disclosure ; and [ 0080 ] the curve Co represents the plot of the drain 
voltage as a function of the drain current in post - stress 
conditions ( 600 V ) in an HEMT device according to the 
known art , without the auxiliary channel 20 . 
[ 0081 ] As may be noted , the presence of the auxiliary 
channel 20 ( curves C1 , C2 , C3 ) determines a marked increase 
in the drain current as compared to an embodiment that does 
not envisage it ( curves C2 , C4 , C6 ) , in operating conditions 
comparable to one another . [ 0082 ] Consequently , according to the present disclosure , 
the operating and functional characteristics of the HEMT 
device 1 are improved as compared to what is available 
according to the prior art . 
[ 0083 ] An HEMT device provided according to the pres 
ent disclosure shows high values of current irrespective of 
the operating conditions , and irrespective of the traps pres 
ent in the channel layer ( which does not require any specific 
optimization for reduction of the traps ) . The performance of 
the device is markedly improved . 
100841 Finally , it is clear that modifications and variations 
may be made to what is described and illustrated herein , 
without thereby departing from the scope of the present 
disclosure . 
[ 0085 ] For example , according to further embodiments 
( not shown ) , the semiconductor body 5 may comprise just 
one or else more than one layers of Gan , or GaN alloys , 
appropriately doped or of an intrinsic type . 
10086 ] . Further , according to one embodiment , the source 
region 10 and the drain region 12 extend in depth in the 
semiconductor body 5 , completely through the barrier layer 
6 and partially through the channel layer 4 , and terminate 
within the channel layer 4 . 
[ 0087 ] Alternatively , the metallizations of the source and 
drain contacts may further be provided only partially 
recessed within the barrier layer 6 , or else facing the front 
side 6a of the barrier layer 6 . 
10088 ] . The metallizations of the source , drain , and gate 
contacts may be made using any material designed for the 
purpose , such as , for example , formation of contacts of 
AlSiCu / Ti , Al / Ti , or W - plug , etc . 
[ 0089 ] Further , according to one embodiment , the gate 
region 8 does not extend completely through the barrier 
layer 6 , but terminates at the front side 6a of the barrier 
layer ; in this case , the HEMT device is of a normally - on 
type . 
[ 0090 ] The various embodiments described above can be 
combined to provide further embodiments . These and other 
changes can be made to the embodiments in light of the 
above - detailed description . In general , in the following 
claims , the terms used should not be construed to limit the 
claims to the specific embodiments disclosed in the speci 
fication and the claims , but should be construed to include 
all possible embodiments along with the full scope of 
equivalents to which such claims are entitled . Accordingly , 
the claims are not limited by the disclosure . 
S 
5 . The device of claim 1 , wherein the second layer 
includes a first sub - layer and a second sub - layer positioned 
directly over the first sub - layer , a material of the first 
sub - layer and a material of the second sub - layer including 
same material elements with different element concentra 
tions . 
6 . The device of claim 5 , wherein the first sub - layer is 
AIGNs of a first Al concentration , and the second sub - layer 
is AlGaNs of a second Al concentration , the second Al 
concentration being smaller than the first Al concentration . 
7 . The device of claim 1 , wherein the first III - V compound 
semiconductor material and the second III - V compound 
semiconductor material have different band gaps . 
8 . The device of claim 1 , wherein the gate structure 
includes a field plate that overlaps both the first layer and the 
second layer in the first direction , and is laterally offset from 
the first portion of the third layer in the second direction . 
9 . The device of claim 8 , wherein the distance between the 
gate electrode and the first portion of the third layer in the 
second direction is larger than a dimension of the field plate 
extending from the gate electrode in the second direction . 
10 . The device of claim 1 , further comprising a drain 
structure that contacts the first layer in the first direction , 
contacts the second layer in the second direction , and 
contacts the first portion of the third layer in the second 
direction . 
11 . The device of claim 1 , further comprising a source 
structure that contacts the first layer in the first direction , 
contacts the second layer in the second direction , and 
contacts a second portion of the third layer in the second 
direction . 
12 . The device of claim 11 , wherein the second portion of 
the third layer contacts the gate structure in the second 
direction . 
13 . A transistor , comprising : 
a channel layer , which forms a main conductive channel , 
a barrier layer over the channel layer ; 
an insulation layer over the barrier layer ; 
a gate including a gate electrode and a gate dielectric 
layer ; 
a drain electrode positioned by a first side of the gate , and 
contacting the channel layer ; 
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a source electrode positioned by a second side of the gate 
structure , and contacting the channel layer ; and 
an auxiliary channel layer extending over the barrier 
layer , in electrical contact with the drain electrode , and 
spaced apart from the gate electrode by the insulation 
layer . 
14 . The transistor of claim 13 , wherein the auxiliary 
channel layer is spaced apart from first side of the gate 
electrode by a distance that is equal to , or greater than , 0 . 5 
um along said direction . 
15 . The transistor of claim 13 , wherein the auxiliary 
channel layer is of gallium nitride with N - type doping . 
16 . The transistor of claim 13 , wherein the auxiliary 
channel layer includes : 
a first layer of GaN ; and 
a second layer of AiGaN positioned over the first layer , 
the second layer having an aluminum concentration 
ranging between 15 % and 50 % . 
17 . The transistor of claim 13 , wherein : 
the channel layer includes a first material ; 
the barrier layer includes a second material that has a 
different band gap from that of the first material . 
18 . The transistor of claim 13 , wherein the barrier layer 
include : 
a first intermediate layer of aluminum gallium nitride 
having an aluminum concentration ranging between 
10 % and 40 % ; and 
a second intermediate layer , which extends over the first 
intermediate layer and includes aluminum gallium 
nitride having an aluminum concentration ranging 
between 5 % and 30 % . 
19 . A high - electron - mobility transistor ( HEMT ) device , 
comprising : 
a main channel layer , which forms a main conductive 
channel ; 
a semiconductor barrier layer over the main channel layer ; 
an insulation layer over the barrier layer ; 
a gate structure extending into the insulation layer , the 
gate structure including a gate electrode and a gate 
dielectric layer ; 
a drain electrode extending into the insulation layer and 
facing a first side of the gate structure ; 
a source electrode extending into the insulation layer and 
facing a second side of the gate structure that is 
opposite to the first side ; and 
an auxiliary channel layer extending within the insulation 
layer and over the semiconductor barrier layer , the 
auxiliary channel layer being in electrical contact with 
the drain electrode , being separated from the gate 
structure by the insulation layer , and being coplanar 
with the insulation layer with respect to a top surface of 
the semiconductor barrier layer . 
20 . The HEMT device of claim 19 , further comprising a 
gate field plate which contacts the gate electrode and extends 
over the insulation layer , the gate field plate being laterally 
offset from the auxiliary channel layer . 
21 . A high - electron - mobility transistor ( HEMT ) device , 
comprising : 
a semiconductor body including a heterojunction struc 
ture that forms a main conductive channel of the 
HEMT device ; 
a dielectric layer on the semiconductor body ; 
a gate electrode , a drain electrode , and a source electrode 
aligned with one another in a direction , the drain 
electrode extending facing a first side of the gate 
electrode , and the source electrode extending facing a 
second side , opposite to the first side in said direction , 
of the gate electrode ; 
an auxiliary channel layer , which extends over the het 
erojunction structure between the gate electrode and the 
drain electrode , is in electrical contact with the drain 
electrode , is spaced apart from the gate electrode , and 
forms a conductive path additional to the main con 
ductive channel for charge carriers to flow between the 
source electrode and the drain electrode ; and 
a field plate which extends over the dielectric layer and 
vertically overlaps , at least in part , the auxiliary chan 
nel layer . 
22 . The HEMT device of claim 21 , wherein said field 
plate is either a gate field plate , electrically coupled to the 
gate electrode , or a source field plate , electrically coupled to 
the source electrode . 
* * * * 
